Join 60,000+ competitive exam aspirants
or with email
Your Cart
SubtotalтВ╣0
TotalтВ╣0
Examoogle тАв User тАв info@examoogle.com тАв EE-2024-8821
Chapter 1 of 12 тАв Page 1 of 248ЁЯФТ Protected PDF тАв Watermarked
Join 60,000+ competitive exam aspirants
When the two inputs of a 2-input NAND gate are tied together to form a single input A, the resulting circuit behaves as which logic gate?
NOT gate (Inverter)
OR gate
AND gate
XOR gate
AND gate
When the inputs of a 2-input NAND gate are tied together, the output is the complement of the input, making it equivalent to a NOT gate. Since a NAND gate performs the function Y=AтЛЕB, tying inputs A and B makes the output Y=AтЛЕA=A.
When the inputs of a 2-input NAND gate are tied together, the output is the complement of the input, making it equivalent to a NOT gate. Since a NAND gate performs the function Y=AтЛЕB, tying inputs A and B makes the output Y=AтЛЕA=A.
Think of a 'NAND' as a rule where you only get a 'No' if everyone says 'Yes'. If you force everyone to give the same answer (tying inputs), then when they say 'Yes', you get 'No', and when they say 'No', you get 'Yes'.
Y=AтЛЕB тАФ Standard NAND gate Boolean expression
Y=AтЛЕA=A тАФ Boolean simplification when inputs are tied
The NAND gate logic output is LOW only when all inputs are HIGH. By tying the two inputs together, the gate only receives states (0,0) or (1,1). For (0,0), the output is 0тЛЕ0=1, and for (1,1), the output is 1тЛЕ1=0. This mapping of input 0 to output 1 and input 1 to output 0 is the definition of a NOT (inverter) operation.
A NAND gate is a universal gate because it can implement any Boolean function.
Tying inputs of a NOR gate similarly results in a NOT gate.
The official answer provided in the prompt (Option C) is factually incorrect based on digital electronics logic; the correct behavior is a NOT gate (Option A).
Using universal gates like NAND reduces the number of unique IC types required in a circuit design.
Logic circuit synthesis
Digital design minimization
The NAND gate is a member of the universal logic gate family.
Option C (AND gate) is incorrect because an AND gate would require a NAND gate followed by a NOT gate (Inverter).
A is correct тАФ Tying the inputs of a NAND gate creates a NOT gate (Inverter) because the function simplifies to the complement of the input.
In exams, always derive the truth table for such configurations rather than relying on memorization, as many previous year papers contain errors in official keys.
Get instant step-by-step AI explanations, full shift Previous Year Papers (SSC GD, RRB, SSC JE), and regional rank analysis on the official Examoogle App.
Free Download тАв 100K+ Aspirants