Join 60,000+ competitive exam aspirants
The given logic gate diagram is equivalent to _____.
NOR gate
NAND gate
AND gate
OR gate
AND gate
The given circuit consists of two NOT gates whose outputs are fed into an AND gate. According to De Morgan's Law, this configuration is equivalent to a NOR gate, which produces a high output only when both inputs are low.
The given circuit consists of two NOT gates whose outputs are fed into an AND gate. According to De Morgan's Law, this configuration is equivalent to a NOR gate, which produces a high output only when both inputs are low.
Think of it as a security system that only turns on the 'All Clear' light (Y=1) if neither the front door (A) nor the back door (B) has been opened (A=0, B=0). If either door is opened, the system signals an alert (Y=0).
Remember 'Bubbled inputs to AND equals NOR', which complements the 'Bubbled inputs to OR equals NAND' rule.
Y=AтЛЕB тАФ Boolean expression for the circuit
Y=A+BтАЛ тАФ Boolean expression for a NOR gate
AтЛЕB=A+BтАЛ тАФ DeMorgan's Law
The logic circuit performs the Boolean operation Y=(A)тЛЕ(B). By applying De Morgan's Theorem, AтЛЕB=A+BтАЛ. This result represents the characteristic Boolean expression of a NOR gate, where the output is the complement of the OR operation.
A NOT gate (inverter) inverts the logic level of the input.
An AND gate provides a high output only if all its inputs are high.
The combination of inverters at the inputs of an AND gate transforms it into a NOR gate equivalent.
The Truth Table for this circuit: (0,0) тЖТ 1, (0,1) тЖТ 0, (1,0) тЖТ 0, (1,1) тЖТ 0.
Useful in digital logic simplification
Reduces component count in complex circuit designs
Requires extra propagation delay due to the two inverter gates
Digital computer memory circuits
Combinational logic design
Option A (NAND) is represented by an OR gate with inverted inputs.
Option B (OR) is represented by a logical sum operation A+B.
Option D (AND) is represented by a logical product operation AтЛЕB.
C is correct тАФ The circuit implements the Boolean function of a NOR gate, as identified by De Morgan's theorem.
Always verify logic gate equivalent circuits by writing the Boolean expression at each junction; this ensures accuracy even for complex gates.