Join 60,000+ competitive exam aspirants
A voltage source Vs = Vm sinωt is connected in series with a resistance R and an SCR. At some firing angle delay of α a positive gate pulse is applied to the SCR which turns on the SCR. Considering ideal conditions, at the instant α the voltage at the resistor terminals Vo
falls to zero
falls to –Vm sin α
rises to Vm sin α
rises to Vm sin ωt